

Bumblebee (LBB-1)

Whiskeylake-U Schematics

Project Code: 4PD0G1010001
PCB(Raw Card): 18729-1

2019-05-30

Properties of DUMMY: (BOM Control Parts)


Value	Description
(No Value)	ASM, assemble
DY	DUMMY, NOT ASM, not assemble
ZZ (No Need to Display)	ZZ parts for testpoint / shortpad / hole
PCBID	PCB ID for SW Team (PCB number)
SKUID	SKU ID for SW Team (CPU Type: non-vPro / vPro)
MEM_IDx_0 / MEM_IDx_1 (x = 0~4)	Memory ID for SW Team (0 = Low / 1 = High Level)
DDR4_CTRL	Memory Packaging Technology setting (SDP / DDP)
SDP / DDP	Number of identical die in package (1 = SDP, 2 = DDP)
APS / ISH / LPC / XDP	Debug Connectors (Assemble in 1st build only)
EMC	Follow EMC Team requested
NON_PSL / PSL	Support / Non Support KBC Power Switched Logic
WLAN_PClE / WLAN_CNVi	Support WLAN type (PCIe or CNVi interface)
CHARGER_HS / CHARGER_LS	Charger High / Low Side MOSFET
VCCSA_HS / VCCSA_LS	VCCSA High / Low Side MOSFET

LBB-1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title COVER PAGE			
Size A4	Document Number Bumblebee-1	Rev -1	
Date: Thursday, May 30, 2019		Sheet 1 of 99	

Bumblebee-1 Whiskeylake Block Diagram

Project Code: 4PD0G1010001
PCB(Raw Card): 18729-1



RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1%)	Rating	Size
10KR3	10K Ohm	If no letter, it means J: 5%	0402 => 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
33DR5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805, ...

CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size
SCD1U10V2MX-1	0.1uF	M/XSR	10V	0402
SC10U603V5MX	10uF	M/XSR	6.3V	0805
SCD20U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=>SMT Ceramic, TC=> POS cap or SP cap
DIU => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=>X7R/X5R, Y=> Y5V
1 => symbol version, nonsense to EE characteristic

DESCRIPTION

BOM control parts:
TEXT with PURPLE color near part reference

BOM control name:
Part reference
Symbol name

PCB Layer Stackup

- L1:Component
- L2:GND
- L3:Signal 1
- L4:VCC
- L5:Signal 2
- L6:Signal 3
- L7:GND
- L8:Signal 4
- L9:GND
- L10:Component

Battery Charger/Selector

BQ25700ARSNR 44

System DC/DC

TPSS1285B 45

DC/DC IMVP8

NCP81218MNTXG 46

DC/DC VCCPCUCORE

NCP302045LMNTXG 47

DC/DC VCCGT

NCP302045LMNTXG 48

DC/DC VCCSA

NCP81253MNTBG 50

DC/DC ID2V_S3

NB687GQ-C669-Z 51

DC/DC 0D6V_VREF_S0

NB687GQ-C669-Z 51

DC/DC 2D5V_S3


NB687GQ-C669-Z 51

DC/DC ID05V_SUS

RT8237CZQW 52

DC/DC ID8V_SUS


RTS797ALGQW 53




Port	Strap	Enable/Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

TABLE: Functional Strap

DDPB_CTRLDATA	HIGH	Port B is detected.
	LOW	Port B is not detected.
DDPC_CTRLDATA	HIGH	Port C is detected.
	LOW	Port C is not detected.



Design Guideline:
Skylake processor signal eDP_RCOMP should be connected to the VCCIO rail via a single 24.9 ±1% Ω resistor.




ZZ00CPU.271
CPU1 will use BOM control to Whiskeylake-U

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du Review

PCH strap pin: CFG3 CFG4


15.99 CPU3
15 CFG3
CFG4

99 ITP_PMODE <<<



ZZ.00CPU.271
CPU1 will use BOM control to Whiskeylake-U

WISTRON CONFIDENTIAL



Layout Note:
The total length of Data and Clock (from CPU to each VR) must be equal (+0.1 inch).
The Alert signal between the Clock and the Data signals.





Figure 10-7. Routing Illustration for SVID Topology




Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3,4/5 [inches]	W2+W3+W4+W5 [inches]	W21 [inches]	W22 [inches]	R21 [ohm]	R22 [ohm]	R23 [ohm]	R24 [ohm]	R25 [ohm]	R26 [ohm]	VCCp [V]
VIDSOUT							100	100	0	10			
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50			1.0
VIDALERT							56	Empty	220	0			

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size

A4

Document Number






Bumblebee-1

Rev

-1


Date: Thursday, May 30, 2019

Sheet 9 of 99




VCORE WHL U42

1V_CPU_CORE







VCCGT WHL U42

1V_VCCGT



VCCSA WHL U42

1V_VCCSA



LBB-1

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (POWER CAP2)	
Size A3	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Rev -1
Sheet 11 of 99	

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 14 of 99

HW Strap	
147	HW_STRAP
148	HW_STRAP
149	HW_STRAP
150	HW_STRAP
151	HW_STRAP
152	HW_STRAP
153	HW_STRAP
154	HW_STRAP
155	HW_STRAP
156	HW_STRAP
157	HW_STRAP
158	HW_STRAP
159	HW_STRAP
160	HW_STRAP

GPP_B14 / RSMRST#

The signal has a weak internal pull-down.

0 = Disable "No Reboot" mode. (Default)

1 = Enable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITPXDP.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_B18 / GSPID_MOSI

No Reboot

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Disable "No Reboot" mode. (Default)

1 = Enable "No Reboot" mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITPXDP.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_C2 / SMDALERT#

TLS Confidentiality

Rising edge of RSMRST#

This signal has a weak internal pull-down.

0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)

1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.

Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- This signal is in the primary well.

GPP_B22

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Disable Intel DCI-OOB (Default)

1 = Enable Intel DCI-OOB

Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- When used as PCH-IOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling. This signal is in the primary well.

GPP_C5 / SMDALERT#

ESPT or LPC

Rising edge of RSMRST#

This signal has a weak internal pull-down.

0 = LPC is selected (for ICA) (Default)

1 = ESPT is selected (for ICA)

Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- This signal is in the primary well.

Warning: If this strap is configured to '1' (ESPT is disabled), the ESPT Flash Sharing Mode strap must be configured to '0' as well (SAFS is disabled)

GPP_C5

SPI0_MOSI

Reserved

Rising edge of RSMRST#

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

SPI0_MOSI

GPP_D12 / ISH_SPL_MOSI / GSP12_MOSI

Reserved

Rising edge of RSMRST#

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

GPP_D12

GPP_B23 / SMDALERT# / PCHHOT#

Intel DCI-OOB

Rising edge of RSMRST#

This signal has an internal pull-down.

0 = Disable Intel DCI-OOB (Default)

1 = Enable Intel DCI-OOB

Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- When used as PCH-IOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling. This signal is in the primary well.

GPP_B23

SPI0_I02

Reserved

Rising edge of RSMRST#

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

SPI0_I02

SPI0_I03

Reserved

Rising edge of RSMRST#

External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

SPI0_I03

HDA_SDO / I2SO_TXD

Flash Descriptor Security Override

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Enable security measures defined in the Flash Descriptor. (Default)

1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments. ONLY.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

HDA_SDO / I2SO_TXD

GPP_E19 / DDP_C_CTRLDATA / CNV_BT_IF_SELECT

Display Port B Detected

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Port B is not detected. (Default)

1 = Port B is detected.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_E19

GPP_E21 / DDP_C_CTRLDATA

Display Port C Detected

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Port C is not detected. (Default)

1 = Port C is detected.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_E21

GPP_E23 / DDP_C_CTRLDATA

Display Port D Detected

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Port D is not detected. (Default)

1 = Port D is detected.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_E23

GPP_R2 / HDA_SDO / I2SO_TXD / HDACPU_SDO

Flash Descriptor Security Override

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Enable security measures defined in the Flash Descriptor. (Default)

1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments. ONLY.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_R2

GPP_H17

Reserved

Rising edge of PCH_PWROK

This signal has a weak internal pull-down.

0 = Port B is not detected. (Default)

1 = Port B is detected.

Notes:

- The internal pull-down is disabled after PCH_PWROK is high.
- This signal is in the primary well.

GPP_H17

GPP_F6 / CNV_RGL_DT

M.2 CNV Mode Select

Rising edge of RSMRST#

An external pull-up or pull-down is required.

0 = Integrated CNVI enable.

1 = Integrated CNVI disable.

GPP_F6

INPUT3VSEL

3.0V Select

Input pin must always be driven to a valid logic level

External pull-up or pull-down is required

0 = 3.3V supply is 3.3V +/- 5%

1 = 3.3V supply is 3.0V +/- 5%

Note: This strap should only be used for specific targeted IS batteries systems.

INPUT3VSEL

GPD7

Reserved

Rising edge of DSW_PWROK

External pull-up is required. Recommend 100K.

This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.

GPD7

GPP_H23

ESPT Flash Sharing Mode

Rising edge of RSMRST#

This signal has a weak internal pull-down.

0 = Master Attached Flash Sharing (MAFS) enabled (Default)

1 = Slave Attached Flash Sharing (SAFS) enabled.

Notes:

- The internal pull-down is disabled after RSMRST# de-asserts.
- This signal is in the primary well.

Warning: This strap must be configured to '0' (SAFS is disabled) if the ESPT or LPC strap is configured to '0' (ESPT is disabled)

GPP_H23

PCH strap pin:

PGD datasheet #575438


PGD datasheet #575438

DISPLAY STRAP FRAMER STRAP

DISPLAY STRAP FRAMER STRAP

ESPT Flash Sharing Mode

ESPT Flash Sharing Mode




Layout Note:
 1. Trace Width: 4 mils min (breakout) 12-15 mils (trace)
 Note: Must maintain low DC resistance routing (60.1 ohm).
 2. Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

Pair	Device
0	NC
1A	M.2 SATA SSD
1B	NC

Pair	Device
1	Media Card Reader
2	NC
3	USB3 Type-C Port1 (AOU)
4	NC
5	TBT (AR-LP)
6	NC
7	NC
8	NC
9	M.2 PCIe SSD
10	M.2 PCIe SSD
11	M.2 PCIe SSD
12	WLAN
13	WLAN
14	NC
15	NC
16	WWAN

Pair	Device
1	NC
2	USB3 Type-C Port1 (AOU)
3	NC
4	USB3 Type-A Port1
5	NC
6	NC

Pair	Device
1	Smart Card Reader
2	USB3 Type-C Port1
3	USB3 Type-A Port1 (AOU)
4	USB3 Type-A Port4
5	USB3 Type-C (CS18 Docking) Port2 / DK1
6	Touch Screen
7	WWAN Card
8	RGB/IR Hybrid Camera
9	Fingerprint
10	Bluetooth (CNV)



- 27 HDA_SYNC_CPU
- 27 HDA_SYNC_CPU
- 27 HDA_BITCLK_CPU
- 27 HDA_BITCLK_CPU
- 27 HDA_SDOOUT_CPU
- 15 HDA_SDOOUT_CPU
- 25 RTC_TEST
- 24 ME_FWP_EC
- 61 CLKREQ0_CNVI
- 61 RF_RESET_B_CNVI
- 15,27 HDA_SPKR
- 61 BLUETOOTH_EN_CPU
- 71 TBT_RT03_PWR_EN
- 71 TBT_FORCE_USB_PWR
- 71 -TBT_PERST
- 71 -TBT_PCIE_WAKE
- 24 TOP_SWAP_EN
- 62 WWAN_ANTENNA#

PCH strap pin: HDA_SDOOUT_CPU


Flash Descriptor Security Override/
Intel ME Debug Mode

HDA_SDOOUT	Low = Default	*
	High = Enable	

The internal pull-down is disabled after PLTRST# deasserts

SW Control :		HW Control : *	
GPP_G1	Low = REALTEK [RTS5232S]	R1903	R1904
SD_MMC_ID	High = GENESYS [GL9750]	1M-ohm	1K-ohm


← Default



PCH strap pin: SPKR

TOP SWAP OVERRIDE	
HDA_SPKR	* High = TOP SWAP ENABLED Low = DISABLED (WEAK INTERNAL PD)

The internal pull-up




CPU1 will use BDM control to Whiskeylake-U

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du Review

Main Func = PCH

- CNVi**
- 61 CNV_WT_DN0 <<<
 - 61 CNV_WT_DP0 <<<
 - 61 CNV_WT_DN1 <<<
 - 61 CNV_WT_DP1 <<<
 - 61 CNV_WT_CLK_DN <<<
 - 61 CNV_WT_CLK_DP <<<
 - 61 CNV_WR_DN0 >>>
 - 61 CNV_WR_DP0 >>>
 - 61 CNV_WR_DN1 >>>
 - 61 CNV_WR_DP1 >>>
 - 61 CNV_WR_CLK_DN >>>
 - 61 CNV_WR_CLK_DP >>>
 - 61 WIFI_RF_EN_CPLK <<<
 - 68 CPU_UARTx_RXD >>>
 - 68 CPU_UARTx_TXD >>>
 - 40 CPU_C10_GATE# <<<
 - 15 GPP_H21 >>>
 - 15 GPD_7 >>>
 - 15 GPP_H23 >>>
 - 62 -WWAN_RESET <<<
 - 62 WWAN_CFG0 >>>
 - 62 WWAN_CFG1 >>>
 - 62 WWAN_CFG2 >>>
 - 62 WWAN_CFG3 >>>
 - 65,90 NFC_ACTIVE >>>
 - 66 IR_CAM_DET# >>>
 - 66 DMIC_DET# >>>
 - 17 -TAMPER_SW_DTCT >>>



WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena DUN view

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena DUN View

CPU1R 18 OF 20

CR34	VSS	BL7	VSS
BT5	VSS	AE25	VSS
BY5	VSS	BM33	VSS
CP35	VSS	CM5	VSS
CM37	VSS	AE27	VSS
CK37	VSS	BM35	VSS
AW1	VSS	CM9	VSS
CM1	VSS	AM10	VSS
BD6	VSS	BU11	VSS
AY4	VSS	E23	VSS
B34	VSS	AM28	VSS
E35	VSS	E27	VSS
A4	VSS	BM9	VSS
AE24	VSS	AM33	VSS
AF26	VSS	BU23	VSS
AG24	VSS	E29	VSS
AC26	VSS	AM35	VSS
AH24	VSS	BU21	VSS
B2	VSS	E31	VSS
AF33	VSS	BN7	VSS
C36	VSS	CN25	VSS
C37	VSS	AF30	VSS
CN1	VSS	CN29	VSS
CN2	VSS	AF33	VSS
CN37	VSS	BP15	VSS
CP2	VSS	AF36	VSS
D1	VSS	AN25	VSS
A32	VSS	BU7	VSS
F33	VSS	E9	VSS
A3	VSS	AN28	VSS
BJ7	VSS	BV11	VSS
CJ36	VSS	F12	VSS
A36	VSS	AN29	VSS
BK10	VSS	F15	VSS
CJ4	VSS	AN30	VSS
AB27	VSS	F18	VSS
BK2	VSS	AN31	VSS
CK1	VSS	BV3	VSS
AB3	VSS	F2	VSS
BK28	VSS	AN7	VSS
AB30	VSS	BV31	VSS
BK3	VSS	F21	VSS
CK4	VSS	AN8	VSS
AB33	VSS	BV33	VSS
CK7	VSS	AH28	VSS
AB36	VSS	BP4	VSS
BK4	VSS	CP15	VSS
CL2	VSS	AH29	VSS
AB4	VSS	BP7	VSS
BK7	VSS	CP19	VSS
CM13	VSS	AH30	VSS
AB7	VSS	CP21	VSS
BL25	VSS	AH31	VSS
CM17	VSS	BR19	VSS
AC10	VSS	CP27	VSS
BL28	VSS	AH33	VSS
CM21	VSS	BR25	VSS
AC27	VSS	AH35	VSS
BL29	VSS	CP37	VSS
CM25	VSS	AJ25	VSS
AC30	VSS	BT15	VSS
CM29	VSS	AJ28	VSS
BL30	VSS	AT33	VSS
CM29	VSS	BW24	VSS
BL31	VSS	G9	VSS
CM31	VSS	AT35	VSS
AD33	VSS	H21	VSS
BL32	VSS	AT36	VSS
CM33	VSS	BW7	VSS
AD35	VSS	H27	VSS
		AK33	VSS
		A14	VSS
		D21	VSS
		AK36	VSS
		AU10	VSS
		BT25	VSS
		D25	VSS
		H9	VSS
		AU28	VSS
		BY22	VSS
		J12	VSS
		AL28	VSS
		BT33	VSS
		D5	VSS
		J15	VSS
		AL29	VSS

WHISKEYLAKE-GP ZZ.00CPU.271 CPU1 will use BOM control to Whiskeylake-U

CPU1S 19 OF 20

BT35	VSS	BY25	VSS
D6	VSS	J18	VSS
AL32	VSS	AU32	VSS
BT33	VSS	AV32	VSS
D8	VSS	BY28	VSS
AL7	VSS	J21	VSS
AE27	VSS	AV25	VSS
D9	VSS	BY33	VSS
AM10	VSS	J24	VSS
BU11	VSS	AV28	VSS
E23	VSS	BY35	VSS
AM28	VSS	J33	VSS
E27	VSS	AV3	VSS
BM9	VSS	AV36	VSS
AM33	VSS	CB7	VSS
BU23	VSS	J36	VSS
E29	VSS	AV33	VSS
AM35	VSS	J6	VSS
BU21	VSS	AV36	VSS
E31	VSS	C1	VSS
BU25	VSS	K21	VSS
E33	VSS	AV4	VSS
AN25	VSS	C21	VSS
BU7	VSS	K22	VSS
E9	VSS	AV6	VSS
AN28	VSS	C25	VSS
BV11	VSS	K24	VSS
F12	VSS	AV8	VSS
AN29	VSS	C29	VSS
F15	VSS	K25	VSS
AN30	VSS	AV28	VSS
F18	VSS	CC31	VSS
AN31	VSS	K27	VSS
BV3	VSS	AW29	VSS
F2	VSS	C4	VSS
AN7	VSS	K28	VSS
BV31	VSS	AW3	VSS
F21	VSS	CD11	VSS
AN8	VSS	K29	VSS
BV33	VSS	K27	VSS
AH28	VSS	AW30	VSS
BP4	VSS	CA11	VSS
CP15	VSS	K3	VSS
AH29	VSS	AW31	VSS
BP7	VSS	CA15	VSS
CP19	VSS	K30	VSS
AH30	VSS	F4	VSS
CP21	VSS	AP3	VSS
AH31	VSS	BW11	VSS
BR19	VSS	AP33	VSS
CP27	VSS	BW15	VSS
AH33	VSS	G21	VSS
BR25	VSS	AP36	VSS
AH35	VSS	CP27	VSS
CP37	VSS	G27	VSS
AJ25	VSS	AP4	VSS
BT15	VSS	G38	VSS
AJ28	VSS	G36	VSS
AT33	VSS	G36	VSS
BW24	VSS	G9	VSS
G9	VSS	AT35	VSS
AT35	VSS	H21	VSS
H21	VSS	AT36	VSS
AT36	VSS	BW7	VSS
BW7	VSS	H27	VSS
L36	VSS	AK33	VSS
B27	VSS	A14	VSS
CB19	VSS	BY11	VSS
L6	VSS	AU10	VSS
B29	VSS	BT25	VSS
CB2	VSS	D25	VSS
B31	VSS	H9	VSS
CB20	VSS	AU28	VSS
N27	VSS	BY22	VSS
CB25	VSS	J12	VSS
		AL28	VSS
		BT33	VSS
		D5	VSS
		J15	VSS
		AL29	VSS

WHISKEYLAKE-GP ZZ.00CPU.271 CPU1 will use BOM control to Whiskeylake-U

CPU1T 20 OF 20

N6	VSS	CF23	VSS
CB3	VSS	BE30	VSS
P10	VSS	CF28	VSS
B5	VSS	W10	VSS
CB33	VSS	BE31	VSS
P3	VSS	CF3	VSS
B7	VSS	W27	VSS
CB4	VSS	CF4	VSS
J33	VSS	W30	VSS
AV3	VSS	BF3	VSS
CB7	VSS	CG33	VSS
P36	VSS	W7	VSS
BA10	VSS	BF33	VSS
CC11	VSS	CG7	VSS
P4	VSS	BF36	VSS
BA28	VSS	Y26	VSS
P7	VSS	BF4	VSS
BA3	VSS	CH31	VSS
CC20	VSS	Y27	VSS
R27	VSS	BG25	VSS
BB3	VSS	Y30	VSS
CC25	VSS	BG28	VSS
R28	VSS	CJ11	VSS
BB33	VSS	Y33	VSS
CC28	VSS	CJ14	VSS
R29	VSS	Y35	VSS
BB36	VSS	BH28	VSS
CC31	VSS	CJ19	VSS
R30	VSS	Y7	VSS
AW29	VSS	BH29	VSS
C4	VSS	CJ23	VSS
K28	VSS	BH32	VSS
AW3	VSS	CJ28	VSS
BC25	VSS	BH33	VSS
CD11	VSS	CJ33	VSS
T27	VSS	BH35	VSS
CD12	VSS	CJ35	VSS
T30	VSS	BP19	VSS
BC29	VSS	BR16	VSS
CD14	VSS	BY18	VSS
T33	VSS	BY19	VSS
T35	VSS	CC16	VSS
AY33	VSS	CC12	VSS
CA22	VSS	BU16	VSS
CD24	VSS	CC14	VSS
K31	VSS	BR22	VSS
AY35	VSS	BU20	VSS
K32	VSS	CD20	VSS
B12	VSS	CC33	VSS
B9	VSS	U26	VSS
B15	VSS	BD28	VSS
CA25	VSS	CC35	VSS
K9	VSS	U7	VSS
B18	VSS	BD33	VSS
CB11	VSS	L27	VSS
L27	VSS	CE36	VSS
B21	VSS	V26	VSS
L33	VSS	BD35	VSS
B23	VSS	CE7	VSS
L38	VSS	V27	VSS
B25	VSS	BD36	VSS
CB16	VSS	CF11	VSS
L36	VSS	V3	VSS
B27	VSS	BE10	VSS
CB19	VSS	CF14	VSS
L6	VSS	V30	VSS
B29	VSS	BE28	VSS
CB2	VSS	CF19	VSS
B31	VSS	V33	VSS
CB20	VSS	BE29	VSS
N27	VSS	CF2	VSS
CB25	VSS	AG5	VSS
		BE3	VSS
		CR6	VSS

WHISKEYLAKE-GP ZZ.00CPU.271 CPU1 will use BOM control to Whiskeylake-U

WISTRON CONFIDENTIAL



WISTRON CONFIDENTIAL

SKU_ID (PIN D4)	Pull Down (R2449)	Pull High (R2448)	Voltage
LBB-1 vPro	100.0K	10.0K	3V
non-vPro	20.0K	20.0K	2.451V
vPro	100.0K	33.0K	2.451V
non-vPro	100.0K	47.0K	2.245V
vPro	100.0K	64.9K	2.001V
non-vPro	100.0K	76.8K	1.867V
vPro	100.0K	100.0K	1.650V
non-vPro	100.0K	143.0K	1.358V

PCB_ID (PIN D1)	Pull Down (R2419)	Pull High (R2418)	Voltage
18729-SA	100.0K	10.0K	3V
18729-SB	100.0K	20.0K	2.75V
18729-SC	100.0K	33.0K	2.451V
18729-1	100.0K	47.0K	2.245V
	100.0K	64.9K	2.001V
	100.0K	76.8K	1.867V
	100.0K	100.0K	1.650V
	100.0K	143.0K	1.358V

Nuvoton NPC8388P808
LPC or eSPI Strapping BIOS Function Selection:


LPC_ESPI_STRAPS (Pin U2401.N1)	LPC_ESPI_STRAP (Pin U2401.J6)	SS_ENABLE_R	Bus Interface
LOW	HIGH	HIGH	eSPI
HIGH	HIGH	HIGH	LPC



VCCST_PWRSS0 is ALL_S5_PWRSS0
NOTE: Place all the ADC input capacitors close to the ADC pins

PSL
NOTE: Connect GND and AGND planes via either DR resistor or one point layout connection.

NOTE: Please be aware that the 50 Ohm interface trace length between P50 and EC should not exceed 500mmits. The mismatch of SPI interface signals between EC and SPI flash should not exceed 500mmits.





1. Enter PSL mode (Entry S5 after S5+)
303V_AUX_KBC : OFF (KBC PWR supply)

PSL Mode (AC or DC)	EC_ENABLE_H	SS_ENABLE	303V_AUX_KBC
HIGH	LOW	ON	OFF
LOW	HIGH	ON	ON

2. At PSL mode (SPECC SS<10mV)

NOTE: EXT_A557 for AGND internal pull-up. However, for eSPI mode, internal pull-up may be required to meet the timing requirement.




NOTE: ESI_PAD for debug card detection. When using debug card, ASM R2451 and flash KBC code.

R2477 and C115
Need wire connect to EC

Main Func = SPI Flash


- 18,24 SPI_CS_CPU_N0
- 18,24,91 SPI_CLK_CPU
- 15,18,24,91 SPI_SI_CPU
- 18,24,91 SPI_SO_CPU
- 15,18 SPI_WP_CPU
- 15,18 SPI_HOLD_CPU



- BB1_EVT_MAIN_W032
- BB1_EVT_MAIN_W039
- BB1_EVT_MAIN_W043
- BB1_FVT_MAIN_W011
- BB1_FVT_MAIN_W017
- BB1_FVT_MAIN_W020
- BB1_SVT_MAIN_W008
- BB1_SVT_MAIN_W011
- BB1_SVT_MAIN_W012
- BB1_SVT_MAIN_L001


208MIL SOIC8 (BIOS1) WSON8 / SOP8:	32MB (256Mb) non-vPro	32MB (256Mb) vPro	
WINBOND W25Q256EWCFO	072.25256.0N02	072.25256.0E03	(WSON8)
MACRONIX GIGADEVICE MX25L25673GM2I-08G	072.25673.0001	072.25673.0C01	(SOP8)
MICRON GD25B256DYIGR	072.25256.0B03	072.25256.0C03	(WSON8)
MICRON MT25QL256BA1EW9-0SIT	072.25256.0E03	072.25256.0D03	(WPDFN8)

SPI ROM Socket (SSKT1)



Main Func = RTC

- 18,99 RTC_RST#
- 18 SRTC_RST#
- 20 RTC_DET#
- 19 RTC_TEST
- 24 RTCRST_ON



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **FLASH/RTC**

Size: A3 Document Number: **Bumblebee-1** Rev: **-1**






Date: Thursday, May 30, 2019 Sheet: 25 of 99

Thermal Sensor

TABLE:

Sensor	Target	Function
U2603	DIMM	
U2604	Charger	
U2601	SSD	
Q2603	CPU DCDC	
Q2605	FAN	

- BB1_EVT_MAIN_W001
- BB1_EVT_MAIN_W032
- BB1_LVT_MAIN_W050
- BB1_FVT_MAIN_W007
- BB1_FVT_MAIN_W008
- BB1_FVT_MAIN_W017
- BB1_FVT_MAIN_W041
- BB1_SIT_MAIN_W010
- BB1_SIT_MAIN_W022
- BB1_SVT_MAIN_W006
- BB1_SVT_MAIN_W008



Software Control

Hardware Control

R2637	1	2	10KR2J-3-GP	THERM_SYS_SHDN#
R2641	1	2	14KR2F-GP	NTC7717_ALERT#
R2639	1	2	10KR2F-GP	NTC7718_CRIT#
R2640	1	2	10KR2F-GP	NTC7718_2_CRIT#
R2627	2	1	18KT7F-GP	NTC7718_ALERT#
R2635	2	1	18KT7F-GP	NTC7718_2_ALERT#

ALERT# / T_CRIT# Pull-up Resistor v.s. Alert temperature (°C)

NCT7717U Table:		NCT7718U Table:						
R2641		R2627 \ R2635	R2639 \ R2640	2.0K	7.5K	10.5K	14.0K	18.7K
2.0K	75	2.0K	77	87	97	107	117	
7.5K	90	7.5K	79	89	99	109	119	
10.5K	100	10.5K	81	91	101	111	121	
14.0K	105	14.0K	83	93	103	113	123	
18.7K	110	18.7K	85	95	105	115	125	






TABLE:


ID	Target	Function
RT2601	PUS101	1D2V_S3
RT2602	PU4801	1V_VCCGT
RT2603	PO5201	1D05V_SUS
RT2604	PU4701	1V_CPU_CORE
RT2605	PO4505	5V_S5
RT2606	PO4506	3D3V_S5
RT2607	PU4404	Charger-Buck
RT2608	PU4406	Charger-Boost



PURE_HW_SHUTDOWN# logic (66)

signal name	Sys. Temp	Ref. Temp	Sys. Temp > Ref. Temp
RT_COMP_OUT	High	Low	
PURE_HW_SHUTDOWN#	High	Low	



WISTRON CONFIDENTIAL - Wistron Taipei to Lenovo Service Engineering Serene@Du Review





PCB trace width of Mic1-R/Mic1-L(SLEEVE/RING2) are required at least 40 mil for HP crosstalk consideration and its length should be as short as possible

Speaker 4 ohm ==> 40 mils
 Speaker 8 ohm ==> 20 mils



SENSE A: Pin 9 200K : HP Det
 SENSE B: Pin 8 200K : Dock Mic Detect
 100K : Dock HP Detect





PCB trace width of Mic1-R/Mic1-L(SLEEVE/RING2) are required at least 40 mil for HP crosstalk consideration and its length should be as short as possible

PCB trace width of Mic1-R/Mic1-L(SLEEVE/RING2) are required at least 40 mil for HP crosstalk consideration and its length should be as short as possible



WISTRON CONFIDENTIAL

Wistron Taipei to Lenovo Service Engineering Serena



LBB-1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AUDIO (MIC I/F)	
Size A4	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Rev -1
Sheet 28 of 99	


WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review



SPEAKER CONN








Near SPK1 (SPEAKER)



LBB-1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AUDIO (SPEAKER)	
Size A4	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Rev -1
Sheet 29 of 99	

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena DUN View



LBB-1

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **AUDIO (AUDIO JACK)**

Size A3	Document Number Bumblebee-1	Rev -1
Date: Thursday, May 30, 2019	Sheet 30	of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK


LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **LAN (RSVD)**


Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 32 of 99



BB1_EVT_MAIN_W032
 BB1_EVT_MAIN_W035
 BB1_EVT_MAIN_W017
 BB1_EVT_MAIN_W027
 BB1_SVT_MAIN_W008


16 CARD1_PCIE_TX_P
 16 CARD1_PCIE_TX_N
 16 CARD1_PCIE_RX_P
 18 CARD1_PCIE_RX_N
 18 CARD1_CLK_CPU_P
 18 CARD1_CLK_CPU_N
 17,24,31,40,61,62,63,68,71,89,91 PLTRST#_CPU
 18 CARD1_CLKREQ_CPU_N
 17,61,62,71 PCIE_WAKE#_CPU



1st	RTS5232S	071.05232.0A03
2nd	GL9750-OIYL3	071.09750.0003

These test pins trace should be short and close to connector
 Layout Note:
 Stub are too longer, delete test points

Card Reader Connector



SD_CD#_CON	
Card insert	Close(Low)
No Card	Open

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 34 of 99

For USB3.0 System Port3 (For AOU)





SN1702001RTER is not equivalent device of TPS2546RTER

Current Limit Target : 2.3A (2.1-2.45A)

TABLE of AOU port: U3501

	Vendor	Vendor P/N	Wistron P/N
1st	TI	SN1702001RTER (PG 1.1)	074.17020.0093
2nd	Pericom	PI5USB2546HZHEX	074.52546.0D73

For USB3.0 System Port4



Continuous Current Limit 1.5A

TABLE of USB 3.0 port: U3502


	Vendor	Vendor P/N	Wistron P/N
1st	TI	TPS2069CDGNR	74.02069.A79
2nd	ROHM	BD82032FVJ-GE2	74.82032.07G
3rd	TI	TPS2001CDGKR	74.02001.A79

LBB-1

Wistron Corporation 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB (CHARGER/SWITCH)	
Size A3	Document Number Bumblebee-1 Rev -1
Date: Thursday, May 30, 2019	Sheet 35 of 99

Main Func = USB3.0 Port3 w/ AOU
 Main Func = USB3.0 Port4

BB1_EVT_MAIN_W024
 BB1_EVT_MAIN_W026
 BB1_EVT_MAIN_W032
 BB1_FVT_MAIN_W017
 BB1_SVT_MAIN_W008



WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB (RSVD)**

Size
A4

Document Number

Bumblebee-1

Rev
-1

Date: Thursday, May 30, 2019

Sheet 37 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **USB (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 38 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SEQUENCE (RSVD)			
Size A4	Document Number Bumblebee-1	Rev -1	
Date: Thursday, May 30, 2019		Sheet 39	of 99

Power Plane & Sequence










- 34.26.42 PURE_HV_SHUTDOWNM
- 51 VDDQ_PWRGD
- 17.24 VCCST_PWRGD
- 17.24.21.50 PM_SLP_S3M
- 17.24.21.50 PM_SLP_S3H
- 17.24.21.50 PM_SLP_S3L
- 21 CPU_CLK_GATE#

- 17.24.52.03 PM_SLP_S3SH
- 24 EC_SLP_LAM#

- 03.03.06.71.89.01 PLTRST#_CPU
- 17 H_THERMTRIP_EN
- 24 SS_ENABLE
- 45 PWR_3D3V_EN
- 45 PWR_5V_EN

- 45 VL_RDY
- 17 RESET_OUT#

- 52 100V_SUS_PWRGD
- 52.53 100V_SUS_PWRGD
- 17.45.52.03 3V_5V_PWRGD



B81-EVT_MAIN_W03S
B82-EVT_MAIN_W03S
B83-EVT_MAIN_W03S
B84-EVT_MAIN_W03S
B85-EVT_MAIN_W03S
B86-EVT_MAIN_W03S
B87-EVT_MAIN_W03S
B88-EVT_MAIN_W03S
B89-EVT_MAIN_W03S
B90-EVT_MAIN_W03S

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du Review

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SEQUENCE (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**


Date: Thursday, May 30, 2019 Sheet 41 of 99

Q4201, Q4202, Q4205, Q4206

1st	VISHAY	SI7153DN-T1-GE3	084.07153.0037
2nd	AOS	AONR21357	084.21357.0A37

EOL soon
had supply issue (OBS part)



BB1_EVT_MAIN_W021
BB1_EVT_MAIN_W031
BB1_EVT_MAIN_W032
BB1_EVT_MAIN_W037
BB1_EVT_MAIN_W038
BB1_EVT_MAIN_W039
BB1_EVT_MAIN_W040




BB1_EVT_MAIN_W006
BB1_EVT_MAIN_W009
BB1_EVT_MAIN_W012
BB1_EVT_MAIN_W015
BB1_EVT_MAIN_W031
BB1_EVT_MAIN_W034

Q4301:
VISHAY SI7153DN 084.07153.0037
AOS AONR21357 084.21357.0A37

Main Battery Connector



Battery Reset Button



LBB-1



緯創資通 Wistron Corporation	
<small>21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title INT IO (BATT CONN)	
Size A3	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Rev -1
Sheet 43	of 99

8B1_EVT_MAIN_W011
 8B1_EVT_MAIN_W012
 8B1_EVT_MAIN_W013
 8B1_EVT_MAIN_W014
 8B1_EVT_MAIN_W015
 8B1_PVT_MAIN_W001
 8B1_PVT_MAIN_W002
 8B1_PVT_MAIN_W003
 8B1_PVT_MAIN_W004
 8B1_PVT_MAIN_W005
 8B1_PVT_MAIN_W006
 8B1_PVT_MAIN_W007
 8B1_PVT_MAIN_W008
 8B1_PVT_MAIN_W009
 8B1_PVT_MAIN_W010

OFFPAGE-Signal



OFFPAGE-GAP



12.1A peak
6.755A TDC

PT4502,PT4503
 PANASONIC 6TPE220MAPB
 TOKIN TEP5L820227M25LQBR 077.22271.398

Cyttec 6.6mmx6.6mm x2.4mm
 DC: 11.5 - 13.5 m Ohm
 Isat : 16A

PQ4505: ADI AD6998 075.00928.M001
 INFINEON BSC0923NDI 075.00923.M001



PQ4506: ADI AD6998 075.00928.M001
 INFINEON BSC0923NDI 075.00923.M001

PT4505,PT4507
 PANASONIC 6TPE220MAPB
 TOKIN TEP5L820227M25LQBR 077.22271.398

Cyttec 6.6mmx6.6mm x2.4mm
 DC: 11.5 - 13.5 m Ohm
 Isat : 16A


PQ4505: ADI AD6998 075.00928.M001
 INFINEON BSC0923NDI 075.00923.M001

PQ4506: ADI AD6998 075.00928.M001
 INFINEON BSC0923NDI 075.00923.M001




WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du Revise

- 40 VLEN
- 7 SWD_ALERTA
- 7 SWD_ALERTA_OT
- 7 SWD_DATA_CP
- PWR_PSYS
- VCCST_SENSE
- VSSST_SENSE
- VCCCORE_SENSE
- VSSCORE_SENSE
- VCCSA_SENSE
- VSSSA_SENSE
- VR_RDY
- 32444 PROCHOT_CPU
- 474530 DIVON
- 1V_VCCST_PWM_1A
- 1V_VCCST_SW_1A
- 1V_VCCST_CSN_1A
- 1V_CPU_CORE_PWM_2PH
- 1V_CPU_CORE_PWM_3PH
- 1V_CPU_CORE_CSP1
- 1V_CPU_CORE_CSP2
- 1V_CPU_CORE_CSN1
- 1V_CPU_CORE_CSN2
- PWR_VCCSA_PWM
- PWR_VCCSA_CSP
- PWR_VCCSA_CSN





WHL U42 15W
 IA GT SA
 Imax 70A 31A 6A
 LL 1.8m 3.1m 10.3m



Main Func = CPU_CORE

OFF PAGE



Max Current = 3.50(A)





TABLE for PU4701 and PU4702

On-semi NCP302045

TABLE for PT4701

NEC TOKIN	PSGR2E337M9	80.3371V_A21
PANASONIC	ETPE330MARL	077.3337L.M001



Max Current = 3.50(A)




TABLE for PT4702

NEC TOKIN	PSGR2E337M9	80.3371V_A21
PANASONIC	ETPE330MARL	077.3337L.M001






TABLE PL4701

CYNTEC	CMME062D-R15MS0R927	068.R1510.2091
SUMIDA	0624C06CC05-R15MC-D	068.R1510.1223
MENTECH	MHA07255GR15M	068.R1510.M002

Cyntec 6.6mmx6.6mm x2mm
DCR: 0.9 +/-7% m Ohm
Ist: 41.5A

U42 70A Iccmax (TDC 48A)

TABLE PR4703 0603 size

Rohm	ESR03E2P2R2
Pana	ERP3022CV
YDS	RN7352CL-2R20-F




TABLE PL4702

CYNTEC	CMME062D-R15MS0R927	068.R1510.2091
SUMIDA	0624C06CC05-R15MC-D	068.R1510.1223
MENTECH	MHA07255GR15M	068.R1510.M002

Cyntec 6.6mmx6.6mm x2mm
DCR: 0.9 +/-7% m Ohm
Ist: 41.5A

TABLE PR4710 0603 size

Rohm	ESR03E2P2R2
Pana	ERP3022CV
YDS	RN7352CL-2R20-F


BB1_EVT_MAIN_W011
BB1_SVT_MAIN_W003
BB1_SVT_MAIN_W005
BB1_SVT_MAIN_W003
BB1_SVT_MAIN_W003
BB1_SVT_MAIN_W003
BB1_SVT_MAIN_W003

CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du Review

OFFPAGE

Main Func = CPU_CORE

BB1_EVT_MAIN_W017
 BB1_SIT_MAIN_W006
 BB1_SIT_MAIN_W012
 BB1_SIT_MAIN_W035
 BB1_SVT_MAIN_W008



Max Current = 3.88(A)

MLCCs must be placed symmetrically on Top and Bottom.

keep more than 2.0mm height for if acoustic noise suppression MLCC use




TABLE for PU4801

ON-semi NCP302045




TABLE PL4801

CYNTEC	CMME62D-R15MSOR927	068.R1510.2091
SUMIDA	0624CDMCCDS-R15MC-D	068.R1510.1221
MENTECH	MHA0725SGR15M	068.R1510.M002

Cyntec, 6.6mmx6.6mm x2mm
 DCR: 0.9 +-7% m Ohm
 Isat : 41.5A



31A Iccmax (TDC: 18A)

TABLE for PT4801

NEC TOKIN	PSGB20E337M9	80.3371V.A2L
PANASONIC	ETPE330MA9L	077.23371.M001

TABLE PR4803 0603 size

Rohm,	ESR03EZP2R2
Pana,	ERPA3J2R2V
YDS,	RN7352CL-2R20-F



For U42 22uF (0603) x 27 pcs
 330uF x 1 pcs
 For U22 22uF (0603) x 25 pcs
 330uF x 1 pcs

Main Func = CPU_CORE



WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER (RSVD)			
Size A4	Document Number Bumblebee-1	Rev -1	
Date: Thursday, May 30, 2019		Sheet 49	of 99




OFFPAGE



WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena DUN

OFFPAGE

OFFPAGE-GAP



Vout Setting
 $V_{out} = V_{ref} * (1 + R1/R2)$
 $= 0.6 * (1 + 100K / 49.9K)$
 $= 1.8024V$

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena DUN view

LBB-1	
緯創資通 Wistron Corporation 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title POWER (RT5797_1D8V)	
Size A3	Document Number Bumblebee-1 Rev -1
Date: Thursday, May 30, 2019	Sheet 53 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK




LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **POWER (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 54 of 99



Near LCD1 (LCD)

AFTP5501	1	TOUCH_STOP#
AFTP5502	1	LCD_BRIGHNESS
AFTP5503	1	BLON_OUT_C
AFTP5504	1	EPRIVACY_CONTROL
AFTP5505	1	LCD_SELF_TEST_ON
AFTP5506	1	3D3V_LCDVDD_S5
AFTP5507	1	19V_DCBATOUT_LCD
AFTP5508	1	3D3V_S0_TOUCH
AFTP5509	1	



TABLE : Automatic Switching Mode (CFG0 = H)

SW (DDL_PRIORITY1)


L: USB Type-C has higher priority when both ports are plugged
H: HDMI Port has higher priority when both ports are plugged

Note: SW is pulled down with 150K-ohm internally

BB1_EVT_MAIN_W013
BB1_EVT_MAIN_W017
BB1_EVT_MAIN_W018
BB1_EVT_MAIN_W015
BB1_EVT_MAIN_W012
BB1_SVT_MAIN_W008



H: 4.7K-ohm
M: 150K-ohm
L: DY




WHL DDI

WHL DDI

TO PS8747B


HDMI

I2C SWITCH



WISTRON CONFIDENTIAL




BB1_EVT_MAIN_W017
BB1_EVT_MAIN_W024
BB1_EVT_MAIN_W032
BB1_FVT_MAIN_W017
BB1_FVT_MAIN_W028




LBB-1

緯創資通		Wistron Corporation	
21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DISPLAY (HDMI CONN)			
Size A3	Document Number Bumblebee-1	Rev -1	
Date: Thursday, May 30, 2019	Sheet 57	of 99	

WISTRON CONFIDENTIAL



I2C SWITCH



BB1_FVT_MAIN_W032
BB1_FVT_MAIN_W017
BB1_SVT_MAIN_W008

Engineering Serena Du

LBB-1		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	DISPLAY (DPUSB3 SW PS8747B))		
Size	Document Number	Bumblebee-1	
Custom			Rev -1
Date	Thursday, May 30, 2013	Sheet	58 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DISPLAY (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 59 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title INT IO (RSVD)			
Size A4	Document Number Bumblebee-1	Date Thursday, May 30, 2019	Rev -1
		Sheet 60 of 99	


TABLE:

State	Module Configuration Decodes				Module Type & Main Host Interface	Port Configuration
	CONFIG_0 (Pin 21)	CONFIG_3 (Pin 1)	CONFIG_2 (Pin 75)	CONFIG_1 (Pin 69)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	GND	GND	NC	SSD - PCIe	N/A
2	GND	GND	NC	GND	WWAN - PCIe	0
3	GND	GND	NC	NC	WWAN - PCIe	1
4	GND	NC	GND	GND	WWAN - PCIe, USB 3.1 Gen1	0
5	GND	NC	GND	NC	WWAN - PCIe, USB 3.1 Gen1	1
6	GND	NC	NC	GND	WWAN - PCIe, USB 3.1 Gen1	2
7	GND	NC	NC	NC	WWAN - PCIe, USB 3.1 Gen1	3
8	NC	GND	GND	GND	WWAN - SSIC	0
9	NC	GND	GND	NC	WWAN - SSIC	1
10	NC	GND	NC	GND	WWAN - SSIC	2
11	NC	GND	NC	NC	WWAN - SSIC	3
12	NC	NC	GND	GND	WWAN - PCIe, USB 3.1 Gen1	2
13	NC	NC	GND	NC	WWAN - PCIe	3
14	NC	NC	NC	NC	WWAN - PCIe, USB 3.1 Gen1	Vendor Defined
15	NC	NC	NC	NC	No Module Present	N/A






TABLE:

Module	Module Configuration Decodes			
	CONFIG_0 (Pin 21)	CONFIG_3 (Pin 1)	CONFIG_2 (Pin 75)	CONFIG_1 (Pin 69)
Fibcom L830-EB	NC	GND	GND	GND
Fibcom L850-GL	GND	NC	GND	GND

B81_EVT_MAIN_W008 B81_EVT_MAIN_W009
 B81_EVT_MAIN_W010 B81_EVT_MAIN_W011
 B81_EVT_MAIN_W012 B81_EVT_MAIN_W013
 B81_EVT_MAIN_W014 B81_EVT_MAIN_W015
 B81_EVT_MAIN_W016 B81_EVT_MAIN_W017
 B81_EVT_MAIN_W018 B81_EVT_MAIN_W019
 B81_EVT_MAIN_W020 B81_EVT_MAIN_W021




TYPE-B NGFF CARD FOR WWAN 3.2H CONNECTOR




WISTRON CONFIDENTIAL

TYPE-M M.2 CARD FOR SSD




LBB-1

Wistron Corporation 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
INT IO (SSD M.2)	
Size A3	Document Number Bumblebee-1 Rev -1
Date: Thursday, May 30, 2019	Sheet 63 of 99




BB1_EVT_MAIN_W005
 BB1_EVT_MAIN_W032
 BB1_FVT_MAIN_W017
 BB1_SIT_MAIN_W018
 BB1_SVT_MAIN_W008
 BB1_SVT_MAIN_W010


Dual LED




Near LED1



Power Button




Power LED



LBB-1

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		LED/BTN/POWER BTN	
Size	Document Number	Rev	
A4	Bumblebee-1	-1	
Date:	Thursday, May 30, 2019	Sheet	64 of 99



The system side only allowed 100ohm resistance for all keyboard LED

Near KB1 (Keyboard)


AFTP6501	1	TP_MIDDLE
AFTP6502	1	TP_RIGHT
AFTP6503	1	TP_LEFT
AFTP6504	1	-LED_CAPSLOCK_KB
AFTP6505	1	-HOTKEY
AFTP6506	1	-LED_F4_KBD
AFTP6530	1	-LED_F1_KBD
AFTP6507	1	-LED_ESC_KBD
AFTP6508	1	3D3V_S5_KBD
AFTP6509	1	

Near TPAD1 (ClickPad)

AFTP6529	1	PAD_DISABLE
AFTP6521	1	IPD_DATA_TPAD
AFTP6522	1	IPD_CLK_TPAD
AFTP6523	1	PAD_RESET#
AFTP6524	1	3D3V_S0_CP_R
AFTP6525	1	TP_SMB_SDA
AFTP6526	1	TP4_CLK_TPAD
AFTP6527	1	TP4_DATA_TPAD
AFTP6531	1	TP_SMB_SCL
AFTP6528	1	

Near KBBL1 (Keyboard Backlight)

AFTP6510	1	-KBD_BL_DTCT
AFTP6511	1	KBD_BL_PWM
AFTP6512	1	5V_S0_LED_R
AFTP6513	1	TP4_CLK_TPAD
AFTP6514	1	TP_LEFT
AFTP6515	1	TP_RIGHT
AFTP6516	1	TP_MIDDLE
AFTP6517	1	TP4_RESET
AFTP6518	1	TP4_DATA_TPAD
AFTP6519	1	3D3V_S0_TP
AFTP6520	1	



- BB1_EVT_MAIN_W009
- BB1_EVT_MAIN_W032
- BB1_EVT_MAIN_W041
- BB1_FVT_MAIN_W010
- BB1_FVT_MAIN_W017
- BB1_FVT_MAIN_W028
- BB1_SIT_MAIN_W010
- BB1_SIT_MAIN_W034
- BB1_SVT_MAIN_W008


LBB-1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **INT IO (KB/CP/TP)**

Size A3 Document Number: **Bumblebee-1** Rev: **-1**

Date: Thursday, May 30, 2019 Sheet: 65 of 99




- CAM_FW_WR_EN 24
- SENSOR_LID_OPEN# 20,24
- LID_CLOSE# 20,24
- CPU_I2C_SCL_ISH0 20,70
- CPU_I2C_SDA_ISH0 20,70
- ISH_ACCEL_INT 20,70
- ISH_GYRO_INT 20
- IR_CAM_DET# 21
- DMIC_SCL_CODEC 27
- DMIC_SDA_CODEC 27
- DMIC_DET# 21
- BAT_SMB_SCL_P1 26
- BAT_SMB_SDA_P1 26
- THINK_A_LED# 24




- BB1_EVT_MAIN_W014
- BB1_FVT_MAIN_W024
- BB1_SIT_MAIN_W013
- BB1_SIT_MAIN_W018
- BB1_SIT_MAIN_W027
- BB1_SIT_MAIN_W029
- BB1_SIT_MAIN_W030
- BB1_SIT_MAIN_W031
- BB1_SIT_MAIN_W033
- BB1_SVT_MAIN_W008

Warning :
Please do MIC related test before changing Cap Value

Co-Layout



LBB-1 Layout impact:
WWAN antenna interference, change to small size



For CAMERA ESD failed solution

LBB-1

緯創資通 Wistron Corporation	
21F, 8th, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
IO BOARD CONN	
Size A3	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Sheet 66 of 99

WISTRON CONFIDENTIAL Wistron Taipei

BLANK


Lenovo Service Engineering Serena Review

LBB-1


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
SENNSOR (HALL SENSOR)			
Size A4	Document Number Bumblebee-1	Rev -1	
Date: Thursday, May 30, 2019		Sheet 67	of 99

Main Func = Debug

18,24	LPC_SERIRQ_CPU	<< >>
18	LPC_CLK_DB	>>
17,24,31,33,40,61,62,63,71,89,91	PLTRST#_CPU	>>
18,24	LPC_FRAME#_CPU	>>
18,24	LPC_AD_CPU_P3	>>
18,24	LPC_AD_CPU_P2	>>
18,24	LPC_AD_CPU_P1	>>
18,24	LPC_AD_CPU_P0	>>
24	EC_E51_TXD	>>
24	EC_E51_RXD	>>
21	CPU_UARTx_TXD	>>
21	CPU_UARTx_RXD	>>



LBB-1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DEBUG (LPC DEBUG)	
Size A4	Document Number Bumblebee-1
Date Thursday, May 30, 2019	Rev -1
Date: Thursday, May 30, 2019 Sheet 68 of 99	

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK


LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SENSOR (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 69 of 99



Angle Calculation (ISH_I2C)

TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

← Logic


TABLE for Angle Detection (U7001): Tri-axis Digital Accelerometer

P/N	ADDR_SEL1	Address
LIS2DH12TR	H	32h(W) & 33h(R)
	L	30h(W) & 31h(R)

← Logic

TABLE of G-Sensor (U7001)

Vendor	P/N	Wistron P/N
ST	LIS2DH12TR	074.LIS2D.M001



Thermal Control (I2C)

TABLE

CS	Mode Selection
H	I2C Mode
L	SPI Mode

← Logic

TABLE for Angle Detection (U7002): Tri-axis Digital Accelerometer

P/N	ADDR_SEL2	Address
LIS2DWLTR	H	32h(W) & 33h(R)
	L	30h(W) & 31h(R)
KX022-1020	H	3Eh(W) & 3Fh(R)
	L	30Ch(W) & 3Dh(R)

← Logic

TABLE of G-Sensor (U7002)

Vendor	P/N	Wistron P/N
ST	LIS2DWLTR	074.LIS2D.0080
KIONIX	KX022-1020	074.00022.0080


LBB-1

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SENSOR (G-SENSOR)**

Size: A3 Document Number: **Bumblebee-1** Rev: **-1**


Date: Thursday, May 30, 2019 Sheet: 70 of 99



WISTRON CONFIDENTIAL

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Du

Wistron Corporation 21F, No. 56, Sec. 1, Hsin-Tai Wu Rd., Hsichia, Taipei 10011, Taiwan, R.O.C.	
ALPINE RIDGE LP(1/2)	
Title Size A2 Date:	Document Number Bumblebee-1 Thursday, May 30, 2019
Rev -1 Sheet 71 of 99	



3.3v @ 820mA for A2,A3,B3
3.3v @ 225mA for H9
3.3v @ 200mA for R13
3.3v @ 185mA for F8
3.3v @ 30mA for R6

Can't add CAPs to GND on SVR_IND signal
TS1 use 0.6uH_XFL4012-601ME

Follow Intel: Add 10K-ohm bleeder resistor

A6	VSS_ANA	U6	VSS_ANA
A8	VSS_ANA	U8	VSS_ANA
A10	VSS_ANA	U10	VSS_ANA
A12	VSS_ANA	U12	VSS_ANA
A14	VSS_ANA	U14	VSS_ANA
A16	VSS_ANA	U16	VSS_ANA
A18	VSS_ANA	U18	VSS_ANA
A20	VSS_ANA	U20	VSS_ANA
A22	VSS_ANA	U22	VSS_ANA
B6	VSS_ANA	U6	VSS_ANA
B8	VSS_ANA	U8	VSS_ANA
B10	VSS_ANA	U10	VSS_ANA
B12	VSS_ANA	U12	VSS_ANA
B14	VSS_ANA	U14	VSS_ANA
B16	VSS_ANA	U16	VSS_ANA
B18	VSS_ANA	U18	VSS_ANA
B20	VSS_ANA	U20	VSS_ANA
B22	VSS_ANA	U22	VSS_ANA
B24	VSS_ANA	U24	VSS_ANA
B26	VSS_ANA	U26	VSS_ANA
B28	VSS_ANA	U28	VSS_ANA
B30	VSS_ANA	U30	VSS_ANA
B32	VSS_ANA	U32	VSS_ANA
B34	VSS_ANA	U34	VSS_ANA
B36	VSS_ANA	U36	VSS_ANA
B38	VSS_ANA	U38	VSS_ANA
B40	VSS_ANA	U40	VSS_ANA
B42	VSS_ANA	U42	VSS_ANA
B44	VSS_ANA	U44	VSS_ANA
B46	VSS_ANA	U46	VSS_ANA
B48	VSS_ANA	U48	VSS_ANA
B50	VSS_ANA	U50	VSS_ANA
B52	VSS_ANA	U52	VSS_ANA
B54	VSS_ANA	U54	VSS_ANA
B56	VSS_ANA	U56	VSS_ANA
B58	VSS_ANA	U58	VSS_ANA
B60	VSS_ANA	U60	VSS_ANA
B62	VSS_ANA	U62	VSS_ANA
B64	VSS_ANA	U64	VSS_ANA
B66	VSS_ANA	U66	VSS_ANA
B68	VSS_ANA	U68	VSS_ANA
B70	VSS_ANA	U70	VSS_ANA
B72	VSS_ANA	U72	VSS_ANA
B74	VSS_ANA	U74	VSS_ANA
B76	VSS_ANA	U76	VSS_ANA
B78	VSS_ANA	U78	VSS_ANA
B80	VSS_ANA	U80	VSS_ANA
B82	VSS_ANA	U82	VSS_ANA
B84	VSS_ANA	U84	VSS_ANA
B86	VSS_ANA	U86	VSS_ANA
B88	VSS_ANA	U88	VSS_ANA
B90	VSS_ANA	U90	VSS_ANA
B92	VSS_ANA	U92	VSS_ANA
B94	VSS_ANA	U94	VSS_ANA
B96	VSS_ANA	U96	VSS_ANA
B98	VSS_ANA	U98	VSS_ANA
B100	VSS_ANA	U100	VSS_ANA
C1	VSS_ANA	U1	VSS_ANA
C2	VSS_ANA	U2	VSS_ANA
C3	VSS_ANA	U3	VSS_ANA
C4	VSS_ANA	U4	VSS_ANA
C5	VSS_ANA	U5	VSS_ANA
C6	VSS_ANA	U6	VSS_ANA
C7	VSS_ANA	U7	VSS_ANA
C8	VSS_ANA	U8	VSS_ANA
C9	VSS_ANA	U9	VSS_ANA
C10	VSS_ANA	U10	VSS_ANA
C11	VSS_ANA	U11	VSS_ANA
C12	VSS_ANA	U12	VSS_ANA
C13	VSS_ANA	U13	VSS_ANA
C14	VSS_ANA	U14	VSS_ANA
C15	VSS_ANA	U15	VSS_ANA
C16	VSS_ANA	U16	VSS_ANA
C17	VSS_ANA	U17	VSS_ANA
C18	VSS_ANA	U18	VSS_ANA
C19	VSS_ANA	U19	VSS_ANA
C20	VSS_ANA	U20	VSS_ANA
C21	VSS_ANA	U21	VSS_ANA
C22	VSS_ANA	U22	VSS_ANA
C23	VSS_ANA	U23	VSS_ANA
C24	VSS_ANA	U24	VSS_ANA
C25	VSS_ANA	U25	VSS_ANA
C26	VSS_ANA	U26	VSS_ANA
C27	VSS_ANA	U27	VSS_ANA
C28	VSS_ANA	U28	VSS_ANA
C29	VSS_ANA	U29	VSS_ANA
C30	VSS_ANA	U30	VSS_ANA
C31	VSS_ANA	U31	VSS_ANA
C32	VSS_ANA	U32	VSS_ANA
C33	VSS_ANA	U33	VSS_ANA
C34	VSS_ANA	U34	VSS_ANA
C35	VSS_ANA	U35	VSS_ANA
C36	VSS_ANA	U36	VSS_ANA
C37	VSS_ANA	U37	VSS_ANA
C38	VSS_ANA	U38	VSS_ANA
C39	VSS_ANA	U39	VSS_ANA
C40	VSS_ANA	U40	VSS_ANA
C41	VSS_ANA	U41	VSS_ANA
C42	VSS_ANA	U42	VSS_ANA
C43	VSS_ANA	U43	VSS_ANA
C44	VSS_ANA	U44	VSS_ANA
C45	VSS_ANA	U45	VSS_ANA
C46	VSS_ANA	U46	VSS_ANA
C47	VSS_ANA	U47	VSS_ANA
C48	VSS_ANA	U48	VSS_ANA
C49	VSS_ANA	U49	VSS_ANA
C50	VSS_ANA	U50	VSS_ANA
C51	VSS_ANA	U51	VSS_ANA
C52	VSS_ANA	U52	VSS_ANA
C53	VSS_ANA	U53	VSS_ANA
C54	VSS_ANA	U54	VSS_ANA
C55	VSS_ANA	U55	VSS_ANA
C56	VSS_ANA	U56	VSS_ANA
C57	VSS_ANA	U57	VSS_ANA
C58	VSS_ANA	U58	VSS_ANA
C59	VSS_ANA	U59	VSS_ANA
C60	VSS_ANA	U60	VSS_ANA
C61	VSS_ANA	U61	VSS_ANA
C62	VSS_ANA	U62	VSS_ANA
C63	VSS_ANA	U63	VSS_ANA
C64	VSS_ANA	U64	VSS_ANA
C65	VSS_ANA	U65	VSS_ANA
C66	VSS_ANA	U66	VSS_ANA
C67	VSS_ANA	U67	VSS_ANA
C68	VSS_ANA	U68	VSS_ANA
C69	VSS_ANA	U69	VSS_ANA
C70	VSS_ANA	U70	VSS_ANA
C71	VSS_ANA	U71	VSS_ANA
C72	VSS_ANA	U72	VSS_ANA
C73	VSS_ANA	U73	VSS_ANA
C74	VSS_ANA	U74	VSS_ANA
C75	VSS_ANA	U75	VSS_ANA
C76	VSS_ANA	U76	VSS_ANA
C77	VSS_ANA	U77	VSS_ANA
C78	VSS_ANA	U78	VSS_ANA
C79	VSS_ANA	U79	VSS_ANA
C80	VSS_ANA	U80	VSS_ANA
C81	VSS_ANA	U81	VSS_ANA
C82	VSS_ANA	U82	VSS_ANA
C83	VSS_ANA	U83	VSS_ANA
C84	VSS_ANA	U84	VSS_ANA
C85	VSS_ANA	U85	VSS_ANA
C86	VSS_ANA	U86	VSS_ANA
C87	VSS_ANA	U87	VSS_ANA
C88	VSS_ANA	U88	VSS_ANA
C89	VSS_ANA	U89	VSS_ANA
C90	VSS_ANA	U90	VSS_ANA
C91	VSS_ANA	U91	VSS_ANA
C92	VSS_ANA	U92	VSS_ANA
C93	VSS_ANA	U93	VSS_ANA
C94	VSS_ANA	U94	VSS_ANA
C95	VSS_ANA	U95	VSS_ANA
C96	VSS_ANA	U96	VSS_ANA
C97	VSS_ANA	U97	VSS_ANA
C98	VSS_ANA	U98	VSS_ANA
C99	VSS_ANA	U99	VSS_ANA
C100	VSS_ANA	U100	VSS_ANA




TABLE BUSPOWER Configuration (PD_ADCIN1 Resister Divider)

$DIV = R7301 / (R7303 + R7301)$

DIV MIN	DIV MAX	Configuration
0.00	0.18	BP_NoResponses
0.20	0.38	BP_WaitFor3V3_Internal
0.40	0.58	BP_WaitFor3V3_External
0.60	1.00	BP_NoWait

← LOGIC


$DIV = R2 / (R1 + R2)$

TABLE I2C Addressing (TBD)

I2C1 (to EC)	TBT PORT	0X23
	USB PORT	0X27

I2C2 (to AR)	TBT PORT	0X38
	USB PORT	0X3F

(split-pad)
 SN1701012RTR(S180Q56940AA)
 TPSS5988CE R/R Symbol




(with split-pad)
 SN1701012 is equivalent device of TPSS5988
 U7301 will use BOM control by Co-Lay symbol issue


TS3DS10224 is used for:
 (1) Multiplexing DP_AUX signal and TBT_LS signal (TBT_DP/TBT_MODE)
 (2) Supporting cable flip. (TBT_PDUI)
 Those function had been supported in TPSS5982 but not in TPSS5988/SN1701012

FPF2281 will be change to other parts due to not match current limit.

BB1_EVT_MAIN_W030
BB1_EVT_MAIN_W032
BB1_EVT_MAIN_W036
BB1_EVT_MAIN_W037
BB1_EVT_MAIN_W038
BB1_EVT_MAIN_W039
BB1_EVT_MAIN_W031
BB1_EVT_MAIN_W035
BB1_SVT_MAIN_W013




The VBIAS pin requires a minimum 35-VDC rated capacitor, and a 50-VDC rated capacitor is recommended.



Over Voltage Lock Out Trip Threshold = $1.20 * (1 + R7401 / R7402)$

Anti-Surge Resistor (R7403):
KOA SG73J1JT101J 063.1013F.015V
ROHM ES03EZP1J01 063.10132.015V


Co-lay with U7402 USB SW
DK1_USB20_CON_P R7418 1 2 0R1J-GP DK1_USB20_P
DK1_USB20_CON_N R7419 1 2 0R1J-GP DK1_USB20_N



U7402 TABLE

Vendor	Vendor PN	Wistron PN
TI	TS3USB31E	073.00331.0003
ONsemi	NLAS7213MUTBG	073.07213.0003

TS3USB31E is placed for security reason.
When unknown USB Type-C power adapter is attached,
utility in OS shuts down USB 2.0 signal from USB Type-C
port to avoid computer virus.



(Support Thunderbolt 3)

DOCKING CONN






ED7401,ED7404,ED7406,ED7408,ED7409,ED7410,ED7411,ED7413

(CDE Test Failed)	INFINEON	ESD101-B1-02ELS	083.00101.00AF
(CDE Test Failed)	LITTELFUSE	SES02021X18N-0015-096	083.00201.08AF
(CDE Test Passed)	NXP	PESD5V0H18SFYL	083.5V0H1.00AF
	SEMTECH	RCLAMP33912CTFT	075.03391.0077

ED7402,ED7403,ED7405,ED7407,ED7412,ED7414


	SEMTECH	Rclamp2451ZA (working voltage = 24V)	083.02451.00A0
--	---------	---	----------------

Co-Layout



FPF2281 will be change to other parts due to not match current limit.

VOLTAGE MONITOR



Co-lay with U7502 USB SW


USB1_USB20_CON_P R7515 1 2 BR1-GP USB1_USB20_P
 USB1_USB20_CON_N R7516 1 2 BR1-GP USB1_USB20_N

Over Voltage Lock Out Trip Threshold = $1.20 * (1 + R7501 / R7502)$




Anti-Surge Resistor (R7503):
 KOA SG73PJ1TD101J 063.1013F.015V
 ROHM ESR03E2P1J01 063.10132.015V

Q7501: ONSEMI (FAIRCHILD) 2N7002KW 084.27002.0A3K
 NXP NX7002BKW 084.07002.0A3K

BB1_EVT_MAIN_W030 BB1_EVT_MAIN_L022
 BB1_EVT_MAIN_W032 BB1_EVT_MAIN_L023
 BB1_EVT_MAIN_W006 BB1_EVT_MAIN_L006
 BB1_EVT_MAIN_W017 BB1_EVT_MAIN_L017
 BB1_EVT_MAIN_W014 BB1_EVT_MAIN_L014
 BB1_SVT_MAIN_W008 BB1_SVT_MAIN_L008
 BB1_SVT_MAIN_W013 BB1_SVT_MAIN_L013





The VBIAS pin requires a minimum 35-VDC rated capacitor, and a 50-VDC rated capacitor is recommended.



U7502 TABLE

Vendor	Vendor PN	Wistron PN
TI	TS3USB31E	073.00331.0003
ONsemi	NLAS7213MUTBG	073.07213.0003

TS3USB31E is placed for security reason.
 When unknown USB Type-C power adapter is attached,
 utility in OS shuts down USB 2.0 signal from USB Type-C
 port to avoid computer virus.



ED7501,ED7502,ED7504,ED7505,ED7507,ED7508,ED7509,ED7510,ED7513,ED7514

(CDE Test Failed)	INFINEON	ESD101-B1-02ELS	083.00101.00AF
(CDE Test Failed)	LITTELFUSE	SES0201X18N-0015-096	083.00301.08AF
(CDE Test Passed)	NXP	PESD5V0H1BSF	083.5V0H1.00AF

ED7503,ED7506,ED7511,ED7512

SEMTECH	RClamp2451ZA (working voltage = 24V)	083.02451.00A0
---------	--------------------------------------	----------------

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 76 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 77 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 78 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 79 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 80 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 81 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size

A4

Document Number

Bumblebee-1

Rev

-1

Date: Thursday, May 30, 2019

Sheet 82 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 83 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 84 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size

A4

Document Number

Bumblebee-1

Rev

-1

Date: Thursday, May 30, 2019

Sheet 85 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size

A4

Document Number

Bumblebee-1

Rev

-1

Date: Thursday, May 30, 2019

Sheet 86 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **GPU (RSVD)**

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 87 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size

Document Number

Rev

A4


Bumblebee-1

-1

Date: Thursday, May 30, 2019

Sheet 88 of 99


Screw Pad



Stand Off




Spring Plate




Laser QR Code

Special GND HOLE for Layout




Test Point






- BB1_EVT_MAIN_W020
- BB1_EVT_MAIN_W025
- BB1_EVT_MAIN_W027
- BB1_EVT_MAIN_W029
- BB1_EVT_MAIN_W031
- BB1_EVT_MAIN_W048
- BB1_EVT_MAIN_W051
- BB1_EVT_MAIN_W055
- BB1_EVT_MAIN_W026
- BB1_EVT_MAIN_W043
- BB1_SIT_MAIN_W005
- BB1_SIT_MAIN_W011
- BB1_SIT_MAIN_W016
- BB1_SIT_MAIN_W021
- BB1_SIT_MAIN_W023
- BB1_SVT_MAIN_W006
- BB1_SVT_MAIN_W014

RF CAPS



EMI CAPS





Pin	Symbol	Pin Type	Refer	Description
1	VBAT	Input Power	N/A	Power supply from system (4.5V - 5.5V)
2	PVDD	Input Power	N/A	Power supply to I/O (3.0V - 3.6V)
3	I2C_SDA	I/O	PVDD	I2C data
4	I2C_SCL	I	PVDD	I2C clock
5	GND	G	N/A	Ground
6	IRQ	O	PVDD	Interrupt from NFC module to the host (Host_Wake)
7	NFC_Presence	G	N/A	Connect to ground for NFC module presence bit (Low active)
8	VEN	I	VBAT	Reset pin. Set the device in Hard Power Down
9	TX_PWR_REQ	O	VDD	(External TX power supply request) (Active high 1.8V level output) Indicates NFC busy state during NFC communication to touchpad.
10	PMUVCC	Input Power	N/A	Power supply to UICC(1.78V~3.3V)
11	SWIO_UICC	I/O	VDD(SIM)	SWP data connection to SIM
12	DWL_REQ	I	PVDD	Firmware download control pin
S1	GND	G	N/A	Ground
S2	GND	G	N/A	Ground

Remark: P - power supply, G - ground, I - input, O - output, I/O - input/output

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


INT IO (NFC)

Size A4 Document Number **Bumblebee-1** Rev **-1**

Date: Thursday, May 30, 2019 Sheet 90 of 99

WISTRON CONFIDENTIAL

For SPI Chip Select Function:
 External 10K-ohm pull-up (R9103)
 ST: Optional
 NuvoTon: MUST



SPI Chip Select Pin:
 ST (SPI_CS#) Internal pull-up
 NuvoTon (SCS#) Internal pull-up is disabled if the pin is part of the recognized host interface

TABLE		EVT		FVT and beyond	
1st	ST33HTPH2E32AHC0	071.33232.0G03	ST33HTPH2E32AHC0	071.33232.0H03	
2nd	NPCT750LAAYX	071.00750.0A03	NPCT750LABYX	071.00750.0D03	

Pin No	TCG PTP Spec(V38)	071.00750.0D03	071.33232.0H03	071.09670.0H03
		NuvoTon NPCT750LABYX	ST Micro ST33HTPH2E32AHC0	ST Micro ST33HTPH2E32AHC0
1	VDD	VSB	NC	VDD
2	GND	NC	GND	GND
3	NC	NC	NC	NC
4	GPIO	GPIO/PP	PP	NC
5	NC	NC	NC	NC
6	GPIO	GPIO3	NC	GPIO
7	GPIO	NC	GPIO	NC
8	VDD	VHIO	NC	VDD
9	NC	NC	NC	GND
10	NC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	NC
13	GPIO	GPIO4	NC	NC
14	NC	NC	NC	NC
15	NC	NC	NC	NC
16	GND	GND	NC	NC
17	SPI_RST#	RST#	SPI_RST#	RST#
18	SPI_PIRQ#	PIRQ#/GPIO2	SPI_PIRQ#	PIRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	SCS#/GPIO5	SPI_CS#	SCS#
21	MOSI	MOSI/GPIO7	MOSI	MOSI
22	VDD	VHIO	VPS	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	NC
28	NC	NC	NC	NC
29	SDA/GPIO1	SDA/GPIO0	NC	NC
30	SDA/GPIO0	SCL/GPIO1	NC	NC
31	NC	NC	NC	NC
32	NC	NC	NC	GND




LBB-1

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Ren Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **INT IO (TPM 2.0)**

Size: A3 Document Number: **Bumblebee-1** Rev: -1



Date: Thursday, May 30, 2019 Sheet: 91 of 99




WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

LBB-1	
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
INT IO (FINGERPRINT)	
Size A4	Document Number Bumblebee-1
Date: Thursday, May 30, 2019	Rev -1
Sheet 92 of 99	


WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review





LBB-1

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title EXT IO (ACTIVE PEN)	
Size A4	Document Number Bumblebee-1
Date Thursday, May 30, 2019	Rev -1
Sheet 93 of 99	

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena



Smart Card Reader CONN



LBB-1

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
EXT IO (SMART CARD)		
Size A4	Document Number Bumblebee-1	Rev -1
Date Thursday, May 30, 2019	Sheet 94	of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **EXT IO (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 95 of 99

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

BLANK

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **COMMERCIAL (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 96 of 99

BLANK

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **COMMERCIAL (RSVD)**

Size A4	Document Number Bumblebee-1	Rev -1
------------	---------------------------------------	------------------

Date: Thursday, May 30, 2019 Sheet 97 of 99

BLANK

WISTRON CONFIDENTIAL Wistron Taipei to Lenovo Service Engineering Serena Q Review

LBB-1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

COMMERCIAL (RSVD)

Size
A4

Document Number

Bumblebee-1


Rev
-1

Date: Thursday, May 30, 2019

Sheet 98 of 99

Main Func = Debug

BB1_EVT_MAIN_W021
 BB1_EVT_MAIN_W032
 BB1_FVT_MAIN_W017



XDP Connector

APS Connector

- 3 PROC_TCK
- 3 PCH_JTAG_TCK
- 3 PROC_TMS
- 3 PROC_TDI
- 3 PROC_TRST#
- 3 PROC_TDO
- 17,99 XDP_DBRESET#
- 6 ITP_PMODE
- 17 PM_RSMRST#
- 6,15 CFG3
- 3 PROC_PRDY#
- 3 PROC_PREQ#

- PM_SLP_S3# 17,24,40,71
- PM_SLP_S5# 17
- PM_SLP_S4# 17,24,40,51
- PM_SLP_M# 17,24
- RTC_RST# 18,25
- PM_PWRBTN# 17,24,63
- XDP_DBRESET# 17,99
- PM_SLP_S0# 17,40

LBB-1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DEBUG (XDP/APS)	
Size A4	Document Number Bumblebee-1
Date Thursday, May 30, 2019	Rev -1
Sheet 99 of 99	